Compact signed-digit adder using multiple-valued logic | IEEE Conference Publication | IEEE Xplore