The hierarchical multi-bank DRAM: a high-performance architecture for memory integrated with processors | IEEE Conference Publication | IEEE Xplore