Logic design considerations for 0.5-volt CMOS | IEEE Conference Publication | IEEE Xplore