A high-performance 64-bit adder implemented in output prediction logic | IEEE Conference Publication | IEEE Xplore