A VLSI architecture for simplified arithmetic Fourier transform algorithm | IEEE Conference Publication | IEEE Xplore