High speed bit-level pipelined architectures for redundant CORDIC implementation | IEEE Conference Publication | IEEE Xplore