A parallel DSP-based neural network emulator with CMOS VLSI packet switching hardware | IEEE Conference Publication | IEEE Xplore