Implementing 1,024-bit RSA exponentiation on a 32-bit processor core | IEEE Conference Publication | IEEE Xplore