Implementation of a 32-bit RISC processor for the data-intensive architecture processing-in-memory chip | IEEE Conference Publication | IEEE Xplore