Physical planning for on-chip multiprocessor networks and switch fabrics | IEEE Conference Publication | IEEE Xplore