A family of parallel-prefix modulo 2/sup n/-1 adders | IEEE Conference Publication | IEEE Xplore