Analysis of a Fully-Scalable Digital Fractional Clock Divider | IEEE Conference Publication | IEEE Xplore