High Performance VLSI Architecture Design for H.264 CAVLC Decoder | IEEE Conference Publication | IEEE Xplore