Minimum Cost for Channels and Registers in Processor Arrays by Avoiding Redundancy | IEEE Conference Publication | IEEE Xplore