Parallel Processing Based Power Reduction in a 256 State Viterbi Decoder | IEEE Conference Publication | IEEE Xplore