An FPGA Implementation of a Fully Verified Double Precision IEEE Floating-Point Adder | IEEE Conference Publication | IEEE Xplore