A parallel hardware architecture for connected component labeling based on fast label merging | IEEE Conference Publication | IEEE Xplore