Concurrent systolic architecture for high-throughput implementation of 3-dimensional discrete wavelet transform | IEEE Conference Publication | IEEE Xplore