Architecture and VLSI realization of a high-speed programmable decoder for LDPC convolutional codes | IEEE Conference Publication | IEEE Xplore