Dual-rail active protection system against side-channel analysis in FPGAs | IEEE Conference Publication | IEEE Xplore