Balance power leakage to fight against side-channel analysis at gate level in FPGAs | IEEE Conference Publication | IEEE Xplore