Linux synchronization barrier on MPSoC: Hardware/software accurate study and optimization | IEEE Conference Publication | IEEE Xplore

Linux synchronization barrier on MPSoC: Hardware/software accurate study and optimization


Abstract:

Providing high-performance synchronization mechanisms is a key issue to benefit from hardware parallelism offered by MPSoCs. In this paper, we focus our study on the sync...Show More

Abstract:

Providing high-performance synchronization mechanisms is a key issue to benefit from hardware parallelism offered by MPSoCs. In this paper, we focus our study on the synchronization barrier mechanism and the impact of hardware contention in shared memory clustered MPSoC. Taking advantage of a new observation methodology based on emulation, we identify Linux kernel sub-optimal services. We show how the introduction of delays in the thread awakening process improves the overall synchronization mechanism resulting in an optimization of the synchronization barrier in passive wait mode providing a large gain: 67% for 64 threads running on a 64-core architecture.
Date of Conference: 10-12 July 2018
Date Added to IEEE Xplore: 26 August 2018
ISBN Information:
Electronic ISSN: 2160-052X
Conference Location: Milan, Italy

Contact IEEE to Subscribe

References

References is not available for this document.