Scalable security path methodology: A cost-security trade-off to protect FPGA IPs against active and passive tampers | IEEE Conference Publication | IEEE Xplore