High-parallel LDPC decoder with power gating design | IEEE Conference Publication | IEEE Xplore