Design and verification of an application-specific PLD using VHDL and SystemVerilog | IEEE Conference Publication | IEEE Xplore