Automatic layout generator for embedded FPGA cores | IEEE Conference Publication | IEEE Xplore