A sample-and-hold circuit for 10-bit 100MS/s pipelined ADC | IEEE Conference Publication | IEEE Xplore