A control scheme for a 65nm 32×32b 4-read 2-write register file | IEEE Conference Publication | IEEE Xplore