Low power instruction cache design based on branch execution tracks | IEEE Conference Publication | IEEE Xplore