A low-power and high-efficiency cache design for embedded bus-based symmetric multiprocessors | IEEE Conference Publication | IEEE Xplore