Variation-aware subthreshold logic circuit design | IEEE Conference Publication | IEEE Xplore