A high performance VLSI architecture for integer motion estimation in HEVC | IEEE Conference Publication | IEEE Xplore