Loading [a11y]/accessibility-menu.js
Quantitative analysis for high speed interpolated/averaging ADC | IEEE Conference Publication | IEEE Xplore

Quantitative analysis for high speed interpolated/averaging ADC


Abstract:

Interpolated flash ADC has been widely implemented in high-speed systems. However, practical design is really challenging and greatly experienced and trial-and-error orie...Show More

Abstract:

Interpolated flash ADC has been widely implemented in high-speed systems. However, practical design is really challenging and greatly experienced and trial-and-error oriented. This paper has quantitatively analyzed the resistive interpolation/averaging techniques and gave mathematical equations on how these two techniques affect the system's performance, like bandwidth and resolution. It also mathematically presents the system's offset voltages and variations that are caused by resistors mismatch when multiple interpolating stages are applied. This analysis can be used for trade-off consideration and hence optimum ADC design. The analysis is supported by simulation under SMIC 130nm CMOS technology.
Date of Conference: 28-31 October 2013
Date Added to IEEE Xplore: 08 May 2014
ISBN Information:

ISSN Information:

Conference Location: Shenzhen

References

References is not available for this document.