Incremental symbolic construction for topological modeling of analog circuits | IEEE Conference Publication | IEEE Xplore