The timing control design of 65nm block RAM in FPGA | IEEE Conference Publication | IEEE Xplore