Interconnection allocation between functional units and registers in High-Level Synthesis | IEEE Conference Publication | IEEE Xplore