A test pattern selection method for dynamic burn-in of logic circuits based on ATPG technique | IEEE Conference Publication | IEEE Xplore