An interference miss isolation mechanism based on skewed mapping for shared cache in Chip Multiprocessors | IEEE Conference Publication | IEEE Xplore