Design and optimization of asynchronous circuits with gate-level pipelining | IEEE Conference Publication | IEEE Xplore