A high-efficient and accurate fault model aiming at FPGA-based AES cryptographic applications | IEEE Conference Publication | IEEE Xplore