A method of automatic sizing logic driver of 16nm Fin-FET | IEEE Conference Publication | IEEE Xplore