Design of power-up and arbiter hybrid physical unclonable functions in 65nm CMOS | IEEE Conference Publication | IEEE Xplore