A 0.1–1.5G SDR transmitter with two-stage harmonic rejection power mixer in 65-nm CMOS | IEEE Conference Publication | IEEE Xplore