A 1-V 5.2–5.7 GHz low noise sub-sampling phase locked loop in 0.18 μm CMOS | IEEE Conference Publication | IEEE Xplore