A high performance parallel VLSI design of matrix inversion | IEEE Conference Publication | IEEE Xplore