Synthesis and optimization of asynchronous dual rail encoded circuits based on partial acknowledgement | IEEE Conference Publication | IEEE Xplore