Loading [a11y]/accessibility-menu.js
Low power mapping optimization of loops for dual-Vdd CGRAs | IEEE Conference Publication | IEEE Xplore
Scheduled Maintenance: On Monday, 27 January, the IEEE Xplore Author Profile management portal will undergo scheduled maintenance from 9:00-11:00 AM ET (1400-1600 UTC). During this time, access to the portal will be unavailable. We apologize for any inconvenience.

Low power mapping optimization of loops for dual-Vdd CGRAs


Abstract:

Coarse Grained Reconfigurable Architecture (CGRA) is a promising platform based on its high performance and low power. Efficient compilers have been developed for improvi...Show More

Abstract:

Coarse Grained Reconfigurable Architecture (CGRA) is a promising platform based on its high performance and low power. Efficient compilers have been developed for improving loop mapping performance using modulo scheduling, and the Dual-Vdd technique is popularly used to reduce power consumption in CGRAs. To achieve the best mapping performance and lowest power consumption simultaneously, this paper formulates a joint optimization problem of performance and power efficiency of CGRAs and proposes a low power optimization approach integrating Dual-Vdd assignment into the loop pipelining mapping. The experimental results show that the proposed optimization approach could reduce the power by 22.5% on average without decreasing performance.
Date of Conference: 25-28 October 2017
Date Added to IEEE Xplore: 11 January 2018
ISBN Information:
Conference Location: Guiyang, China

References

References is not available for this document.