A fast HDL model for full-custom FPGA verification | IEEE Conference Publication | IEEE Xplore