Parallel Global Placement on CPU via Parallel Reduction | IEEE Conference Publication | IEEE Xplore