Variation Analysis of Interconnect Capacitance and Process Corner in Advanced CMOS Process with Double Patterning Technology | IEEE Conference Publication | IEEE Xplore